Absnncf-The purpose of this work is to present one investigation utiliring P pulsed laser PP a tml to improve the Single Event Upset tolerance of a memory cell. These results coming with a previous ion testing evrluatioo of the circuit dlow an optimization of the design. The iaser results permit a more detailed nnnlyls of the phenomenon leading to the upset and a preeise localization of the most sensitive areas. As a result the behaeor verification of the design combined with the use of rObust elementary blocks strengthens the hardening capabilities of the cell.
INTRODUCTION
In the past a considerable amount of efforts has been directed towards the improvement of the SEU rad tolerance of SRAMs [1] [2] [3] [4] [5] [6] [7] [8] or basic devices for combinational logic 191. The topic is still of interest due to a size scaling of the commercial technology. Furthermore the pulsed laser tool has become mature to collect information about the Single Event Upset (SEU) behavior of a wide range of integrated circuits [IO] . The advantages of this technique have been exhaustively studied and detailed in particular by Melinger, Buchner, McMorrow of NRL and other teams [ I1-15]. With the object of improving the circuit hardness assurance, one of the main benefit of the laser use is the ability to locate the sensitive area -and consequently the electric node involved -in a deterministic way compared to the random nature of upsets induced by ions during synchrotron experiments. As a consequence, this tool of investigation brings convenience, consistence and repeatability.
In this paper we report on a set of experiments performed at the IXL Laboratory using laser facilities to determine the threshold sensitivity of chips previously evaluated in particles accelerator. The circuits presented hereafter have a flip-flop configuration and are fabricated in a commercial unhardened CMOS 0.7 pm technology. The tests described in this paper 
METHOD

A. Device Description
The test vehicle consists of twelve independent shift registers. Each of them combine a set of 40 D-latches organized into 20 flip-flops 1161. Half of the registers are designed with CMOS standard cell D-latches (Figl), the other half with rad tolerant ones (Fig.2) . The two latches form the memory cells of the flip-flop. An examination of these cells at transistor level allows us to locate the specific design areas that are SEU sensitive when exposed to the hit of an energetic particle. These areas match the reverse biased junctions of both the access transistors and the memory latches. Their locations change according to the logic state of the nodes. Summarizing, PMOS junctions at low level are liable to be driven to high voltage when hit by energetic ions ( respectively NMOS junctions at high level are liable to be driven to low voltage). The sensitive areas or nodes are pointed out on figures 3 and 4 according to the electrical state of the nodes. To achieve SEW hardness this last cell combines two distinct techniques : a RC filtering and a switching into a high impedance state. The RC filtering prevents the feedback loop from causing a bit flip in case of an upset on nodes Qi and Qbi. The circuit-switching into a high impedance state also prevents any transient bit flip from stabilizing. As a matter of fact, when the node Gi ( Gbi ) storing a I is upset to 0, Qbi ( Qi ) is brought into a high impedance state ; so, its logic state is kept safe during the disturbance, then the Gi ( Gbi ) node value is restored. Ground test were performed at the Lawrence Berkeley Laboratory 88'Cyclotron 
E. Experimental conditions
The laser test is carried out using a Ti : Sapphire pulsed laser delivering Ips width pulses with a central wavelength of 800 nm. The penetration depth is estimated lo 12 pm. The beam is focused by a IOOX microscope lens objective down to Ipm above the surface of the device under test. A CCD camera coupled with the microscope objective allows us to visualize the impact point. The scanning resolution is 0.2pm. The upset detection is carried ont by checking the electric state of the register output on a Slave. For each strike location producing an upset the corresponding point is colored on a map. The red points corresponds to the sensitive points, i.e. the lower energy sensitivity areas.
The laser test is performed with a clock set down in mate 0 corresponding lo the static mode of the memory cell. The Master latch is settled in a well established memory mode while the Slave latch is in a write mode. So, the value memorized by the Master is permanently written in the Slave. This usual pattern has an impact on the experimental results expected.
On the one hand, if an upset arises at the Master level, the wrong value will be stored and the erroneous value transferred to the Slave ; and, for laser testing the error will be rightfully identified as coming from the Master. On the other hand, a bit flip of the Slave state will not be eaceable if the correct value is still stored in the Master because of a permanent writing of the Slave to the right value before an error transference to the output. One must be prepared to see the observed laser sensitive areas confined in the Master part of the map.
111. EXPENMENTAL RESULTS Some maps of the standard flip-flop sensitive areas are presented on Figure 5 with a microphotograph of the layout. The result evidences the sensitivity evolution of the Master nodes of the figures I and 3, for energies starling from 9 pJ up to 50 pl. The picture draws the outline contour of contacts, via and metal interconnects of the cell, as laser is reflected by metallization. But the map of Figure 5 exhibits also unexpected sensitive regions of the Slave -areas D2 and G2 (state I). In principle these upset areas should not be observable. Indeed, the sensitivity mapping being conducted in static mode, any flip of the Slave should be corrected by the Master. The observation of points on the map in the Slave area means that the Master itself was flipped too. In turn the Master is imposing its new false state onto the slave. Then the upset is detected and the p i n t is colored on the map as coming from the Slave.
This indirect phenomenon, made clear for the first time, is due to a '"back-generation" of the transient effect by the circuir srmcrure. This interpretation will be confirmed by the SPICE simulations of the section IV (see Fig.7 ). Fig. 2 and 4) . The experimental results are Eonfinned by the SPICE simulations of the section IV ( Fig. 8 and 9 ).
D2 17pJ Qbl 27pJ
Ql 3Opl
Db2 3Opl
G2 30pJ Gb2 30pJ GI 5OpJ
IV. ANALYSIS AND SIMULATIONS
When we analyze more tightly the behavior of the standard flip-flop under laser exposure, the presence of a SEU sensitivity is observed on D2 but also on G2 of the Slave. Indeed the electrical disturbance propagates from G2 through the transmission transistors mtgl and mtg2 to D2 and Q1 (see Fig.1 ) and finds propitious conditions for a permanent switching of the Master. This interpretation has been confirmed by SPICE simulations of an upset on the node G2 with a flip-flop in the memory mode (Clk=O, C l k k l ) storing the logic state 1. The sensitivity is effective for a (60Ops, 2mA) current pulse applied between node G2 and the bulk (gnd) , "1. W 50 pJ Now, if we look at the laser results of the Hardenedjlipflop, in state 1, we observe that in the flip-flop configuration the more appealed node is the node QI of the Master latch. Many laser impact areas are related to this node and its electric state while in slate 1 (respectively Qbl in state 0 ).
The figure 8 illustrates in detail the permanent flip of the Master. The rapid decrease to OV of QI voltage pulls down GI voltage, inducing a permanent change ofthe Master latch. As a matter of Fact the upset on node QI is propagated to node GI despite the RC filtering, due to a persistence of the upset (600 ps ). Note that in a previous paper [16] , the hardening assessment of the basic hardened lafch of this flip-flop was suctessfully simulated and found "immune" through post layout SPICE simulations, while the very same hardened designs organized in a register of flip-flops were tested SEU sensitive to a heavy ion irradiation (beyond a LET Threshold of 27 MeV.cmZ/mg). This can be explained by the time duration limitation of the pulses fixed to (SOOps, IOmA) and even (SOOps, 2OmA) for simulations.
In the present study the (600~s. IO mA) current pulse SPICE simulations is in accordance with the Ips width laser pulse to highlight a SEU sensitivity of the whole flip-flop structure. The above study points out another observation: the evaluation of a circuit sensitivity cannot be done using the sole charge deposited criterion expressed in pC. The boundary conditions must be considered too (see also the approach of Bale and al. [9] ).
In a similar way for this hardened structure, we observe that a sufficiently long pulse duration (900ps, IOmA) on the node G2 of the Slave, can also provoke a permanent switch of the flip-flop. This is illustrated on Figure 9 . In this circuit, G2 is once again connected to the node QI via a pass transistor as it can be seen on figure 2. So, while attenuated a 'backgeneration" of the upset can still exploit the SEU sensitivity of the node QI in state 1 ( respectively Qbl in state 0 ). In this experiment, the test laser analysis allows first to evidence a SEU back propagation phenomena from the Slave to the Master in flip-flops and then to point out the relative weakness of a RC-filtering in our hardened circuit. All these results permit us to undertake an amelioration of the SEU tolerance as the next section will now present.
V. SEU IMMUNITY IMPROVEMENT
Once the soft error origin is identified and analyzed on laser mapping, we look for the optimal hardening conditions with SPICE circuit simulations taking into account the layout parasitic capacitances. In the present case the sensitivity being caused by a weakness of the feedback circuit, we conclude that an unsuited RC filtering towards the node GI is the cause of the SEU sensitivity when an upset to zero occurs on QI (or from Gbl to state 0 when an upset to 0 is happening in Qbl). Then the filtering margins are adjusted through a cell resizing using SPICE. New simulations undertaken afler intervention on the design are presented on 0-7803-7313-8/0l/S17.00 (C) IEEEfigures 10 and 1 I. Checking the immunity on node Q1 of the Master in a new worst case condition of upset will confirm the validity of the diagnosis and the emciency of the hardening solution. more its capabilities by resizing the design. This investigation shows relevant applications of the laser testing not only as a failure analysis instrument but also as a tool to improve the design rad hardening of the circuits. Laser testing of circuit can carry on the identification of some configurations propitious to the development of peculiar single event. To illustrate the purpose, we have presented a case not previously reported of a '"back-generation" effect. This effect is related to an upset in a flip-flop. It leads to detect the presence of unattended soft errors in the memory cells of shift registers. A mapping allows us to intervene on the right element of the hardened circuit and to improve even 0-7803-7313-81011$17.00 (C) IEEE
